

CMOS Dual 2-Input **NAND Buffer/Driver**


High-Voltage Type (20-Volt Rating)

The CD40107B is a dual 2-input NAND buffer/driver containing two independent 2-input NAND buffers with open-drain single n-channel transistor outputs. This device features a wired-OR capability and high output sink current capability (136 mA typ. at $V_{\mbox{\scriptsize DD}}$ = 10 V, $V_{\mbox{\scriptsize DS}}$ = 1 V). The CD40107B is supplied in 8-lead hermetic dual-in-line ceramic packages (F3A suffix), 8-lead dual-in-line plastic packages (E suffix), 8-lead small-outline packages (M, M96, MT, and PSR suffixes), and 8-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range;
- 100 nA at 18 V and 25°C

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications



- 32 times standard B-Series output current drive sinking capability -136 mA typ. @ VDD = 10 V, VDS = 1 V


- 5-V, 10-V, and 15-V parametric ratings
- Noise margin, full package temperature

range, RL to VDD = 10 k Ω :

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V

for Description of 'B' Series CMOS Devices"



Applications

Driving relays, lamps, LEDs

CD40107B Types

- Line driver
- Level shifter (up or down)





Fig.2 - Typical output low (sink) current characteristics.



Copyright © 2003, Texas Instruments Incorporated

POWER DISSIPATION PER PACKAGE (PD):

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ Derate Linearity at $12mW/^{\circ}C$ to 200mWDEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)...... 100mW STORAGE TEMPERATURE RANGE (Tstg)-65°C to +150°C

Voltages referenced to VSS Terminal) -0.5V to +20V

DC INPUT CURRENT, ANY ONE INPUT ±10mA

LEAD TEMPERATURE (DURING SOLDERING);

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LI		
	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA=			
Full Package-Temperature Range)	3	18	v

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $C_L = 50 \text{ pF}$, input t_r , $t_f = 20 \text{ ns}$

	TEST CONDIT	FIONS	LIN		
CHARACTERISTIC		V _{DD} Volts	Typ.	Max.	UNITS
Properties Delaw		5	100	200	
Propagation Delay: High-to-Low, tPHL	RL* = 120 Ω	10	45	90	ns
Inginto-Low, IPHL	_	15	30	60	1
Low-to-High, tpLH		5	100	200	1.1.1
	RL* = 120 Ω	10	60	120	ns
		15	50	100	
Transition Time:	RL* = 120 Ω	5	50	100	
High-to-Low, t _{THL}		10	20	40	ns
		15	10	20	
		5	50	100	
Low-to-High, t _{TLH}	RL* = 120 Ω	10	35	70	ns
		15	25	50]
Average Input Capacitance, CIN	Any Input		5	7.5	pF
Average Output Capacitance, COUT	Any Output	1	30	-	рF

* RL is external pull-up resistor to VDD.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
ishe	Vo	VIN	VDD						+25		
	(V) .	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	1	1	30	30	-	0.02	1	
Current		0,10	10	2	2	60	60	-	0.02	2	
IDD Max.	_	0,15	15	4	4	120	120	. –	0.02	4	μΑ
-00	_	0,20	20	20	20	600	600		0.04	20	
Output Low	0.4	0,5	5	21	20	14	12	16	32	-	
(Sink) Current	1	0,5	5	44	42	30	25	34	68	- 1	
IOL Min.	0.5	0,10	10	49	46	32	28	37	74	-	mA
UL	1	0,10	10	89	85	60	51	68	136	-	
	0.5	0,15	15	66	63	44	38	50	100	-	
Output High (Source) Current IOH Min.		No Internal Pull-Up Device									
Input Low	4.5	· —	5		1	.5			_	1.5	
Voltage	9	-	10			3		-	-	3	
VIL Max.*	13.5	-	15			1		-	_	4	· · · ·
Input High	0.5,4.5	-	5		3	.5		3.5	_	_	v
Voltage	1,9	_	10			7		7	-	—	
VIH Min.*	1.5,13.5	ł	15		1	1		11	-	-	
Input Current	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА
Output Leakage Current IOZ Max.	18	0,18	18	2	2	20	20	—	10 ⁻⁴	2	μA

* Measured with external pull-up resistor, $R_L = 10 k\Omega$ to VDD.





Fig.4 - Typical transition time as a function of load capacitance.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS




Fig.6 - Typical power dissipation as a function of input frequency.





Fig. 7 – Power-dissipation test circuit for CD40107BE.



Voo

NC

- NC

D

E

NC

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as in-dicated. Grid graduations are in mils (10^{-3} inch).




Fig. 9 - Input-current test circuit.

Fig. 10 - Input-voltage test circuit.

INATION

9203-29411

NOTE

TEST ANY CON


Special Considerations for CD40107B

1. Limiting Capacitive Currents for CL > 500 pF, VDD > 15 V. For VDD > 15 V, and load capacitance

(CL) from output to ground > 500 pF, an external 25 Ω series limiting resistor should be inserted between the output terminal and CL. No external resistor is necessary if CL < 500 pF or VDD <15 V.

2. Driving Inductive Loads

When using the CD40107B to drive inductive loads, the load should be shunted with a diode to prevent high voltages from developing across the CD40107B output.



TERMINAL ASSIGNMENTS



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CD40107BE	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40107BE	Samples
CD40107BEE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40107BE	Samples
CD40107BF	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40107BF	Samples
CD40107BF3A	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40107BF3A	Samples
CD40107BM	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0107	Samples
CD40107BM96	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0107	Samples
CD40107BPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0107B	Samples
CD40107BPW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0107B	Samples
CD40107BPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0107B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD40107B, CD40107B-MIL :

• Catalog : CD40107B

• Military : CD40107B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

Texas **NSTRUMENTS**


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40107BM96	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
CD40107BM96	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
CD40107BPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
CD40107BPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40107BM96	SOIC	D	8	2500	853.0	449.0	35.0
CD40107BM96	SOIC	D	8	2500	340.5	336.1	25.0
CD40107BPSR	SO	PS	8	2000	853.0	449.0	35.0
CD40107BPWR	TSSOP	PW	8	2000	853.0	449.0	35.0



www.ti.com

5-Jan-2022

TUBE



* ^ 11	diana a serie ta se a		
"All	dimensions	are	nominai

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD40107BE	Р	PDIP	8	50	506	13.97	11230	4.32
CD40107BEE4	Р	PDIP	8	50	506	13.97	11230	4.32
CD40107BM	D	SOIC	8	75	507	8	3940	4.32
CD40107BM	D	SOIC	8	75	506.6	8	3940	4.32
CD40107BPW	PW	TSSOP	8	150	530	10.2	3600	3.5

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated