SEMICONDUCTOR 74F164A

Serial-In, Parallel-Out Shift Register

General Description

Features


- Typical shift frequency of 90 MHz
- Asynchronous Master Reset
- Gated serial data input
- Fully synchronous data transfers
- 74F164A is a faster version of the 74F164

Ordering Code:


FAIRCI			October 1989 Revised October 2000	/4F164A	
74F164A Serial-In		Out Shift R	egister	A Serial-In	
shift register. Ser gate synchronou clock. The device which clears the	a high-speed 8-bit ial data is entered th s with the LOW-to-H features an asynch register, setting all ou	serial-in/parallel-out rough a 2-input AND IGH transition of the ronous Master Reset ttputs LOW indepen- faster version of the	 Features Typical shift frequency of 90 MHz Asynchronous Master Reset Gated serial data input Fully synchronous data transfers 74F164A is a faster version of the 74F164 	, Parallel-Out Shift	
Ordering (Code:			2	
	Package Number	Package Description			
Order Number		4-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow			
	M14A	14-Lead Small Outline	Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow		
Order Number 74F164ASC 74F164ASJ	-		Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package (SOP), EIAJ TYPE II, 5.3mm Wide		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



74F164A

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
А, В	Data Inputs	1.0/1.0	20 µA/–0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA
MR	Master Reset Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
Q ₀ –Q ₇	Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 74F164A is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.


Mode Select Table

Operating	Inputs			0	Outputs		
Mode	MR	Α	В	Q_0	Q ₁ –Q ₇		
Reset (Clear)	L	Х	Х	L	L-L		
	Н	I	Ι	L	q ₀ -q ₆		
Shift	н	1	h	L	q ₀ -q ₆		
	н	h	I.	L	q ₀ -q ₆		
	н	h	h	н	q ₀ -q ₆		

H(h) = HIGH Voltage Levels

L(I) = LOW Voltage Levels

 $\begin{aligned} &X = Immaterial \\ &q_n = Lower \mbox{ case letters indicate the state of the referenced input or output } \\ & one setup time prior to the LOW-to-HIGH clock transition. \end{aligned}$



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 1)	-0.5V to +7.0V
Input Current (Note 1)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F164A

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage	•			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
	Voltage	5% V _{CC}	2.7			V IVIII		$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH				5.0	μA	Max	V _{IN} = 2.7V
	Current				5.0	μΛ	IVIAA	v _{IN} = 2.7 v
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΛ	IVIAA	v _{IN} = 7.0v
ICEX	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΛ	IVIGA	•001 - •CC
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA
	Test		4.75			v	0.0	All other pins grounded
I _{OD}	Output Leakage				3.75	μA	0.0	V _{IOD} = 150 mV
	Circuit Current				5.75	μΛ	0.0	All other pins grounded
IIL	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Curren	nt	-60		-150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current			35	55	mA	Max	CP = HIGH
								$\overline{MR} = GND, A, B = GND$


Symbol			T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$	
	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	80	120		60		80		MHz
t _{PLH}	Propagation Delay	3.0	4.8	7.5	2.5	9.0	3.0	7.5	
t _{PHL}	CP to Q _n	3.5	5.0	8.0	3.0	8.5	3.5	8.0	ns
t _{PHL}	Propagation Delay MR to Q _n	5.0	7.0	10.0	4.0	12.5	5.0	10.5	ns

AC Operating Requirements

Symbol		T _A = -	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = 5.0 V$	
	Parameter	V _{CC} =						
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.5		5.5		4.5		
t _S (L)	A or B to CP	4.0		4.0		4.0		20
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0		1.0		ns
t _H (L)	A or B to CP	1.0		1.0		1.0		
t _W (H)	CP Pulse Width	4.0		4.0		4.0		
t _W (L)	HIGH or LOW	7.0		7.0		7.0		ns
t _W (L)	MR Pulse Width, LOW	4.0		5.0		4.0		ns
t _{REC}	Recovery Time MR to CP	5.0		6.5		5.0		ns







74F164A Serial-In, Parallel-Out Shift Register

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

74F164ASJX 74F164ASCX 74F164APC 74F164ASJ 74F164ASC 74F164ASJ_Q 74F164ASC_Q 74F164APC_Q