
## INTEGRATED CIRCUITS



Product data Supersedes data of 2000 Nov 13 2002 Mar 28



### PCA9556



#### **FEATURES**

- SMBus compliance with fixed 3.3V voltage levels
- Operating power supply voltage range of 3.0 V 5.5 V
- Active high polarity inverter register
- Each I/O is configurable as an input or output
- Active low reset pin
- Low leakage current on power-down
- Noise filter on SCL/SDA inputs
- No glitch on power-up
- Internal power-on reset
- 8 I/O pins which default to 8 inputs
- High impedance open drain on I/O0
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA

#### DESCRIPTION

The PCA9556 is a silicon CMOS circuit which provides parallel input/output expansion for SMBus applications. The PCA9556 consists of an 8-bit input port register, 8-bit output port register, and an SMBus interface. It has low current consumption and a high impedance open drain output pin, I/O0.

The SMBus system master can reset the PCA9556 in the event of a timeout by asserting a LOW on the reset input. The SMBus system master can also invert the PCA9556 inputs by writing to the active HIGH polarity inversion bits. Finally, the system master can enable the PCA9556's I/Os as either inputs or outputs by writing to the configuration register.

The power-on reset puts the registers in their default state and initializes the SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The PCA9557 8-bit I<sup>2</sup>C SMBus I/O port with reset is the higher performance pin-for-pin replacement for the PCA9556.

#### **PIN CONFIGURATION**

SCL 1		V <sub>DD</sub>	
SDA 2	15	RESET	
A0 3	14	I/07	
A1 4	13	I/O6	
A2 5	12	I/O5	
I/O0 6	11	] I/O4	
I/O1 7	10	I/O3	
V <sub>SS</sub> 8	9	] I/O2	
		-	su01045

#### Figure 1. Pin configuration

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	SCL	Serial clock line
2	SDA	Serial data line
3	A0	Address input 0
4	A1	Address input 1
5	A2	Address input 2
6	I/O0	I/O0 (open drain)
7	I/O1	I/O1
8	V <sub>SS</sub>	Supply GROUND
9–14	I/O2–I/O7	I/O2 to I/O7
15	RESET	External reset (active LOW)
16	V <sub>DD</sub>	Supply voltage

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
16-Pin Plastic TSSOP	–40 to +85 °C	PCA9556PW	SOT403-1

Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging. SMBus as specified by the Smart Battery System Implementers Forum is a derivative of the Philips I<sup>2</sup>C patent. I<sup>2</sup>C is a trademark of Philips Semiconductors Corporation.

#### **BLOCK DIAGRAM**





Figure 2. Block diagram



SYSTEM DIAGRAM

Figure 3. System diagram

### PCA9556

#### REGISTERS

#### **Command Byte**

Command	Protocol	Function
0	Read byte	Input port register
1	Read/write byte	Output port register
2	Read/write byte	Polarity inversion register
3	Read/write byte	Configuration register

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

#### Register 0 — Input Port Register

|--|

This register is an read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by register 3. Writes to this register have no effect.

#### Register 1 — Output Port Register

bit	07	O6	O5	04	O3	02	01	O0
default	0	0	0	0	0	0	0	0

This register reflects the outgoing logic levels of the pins defined as outputs by register 3. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, NOT the actual pin value.

#### Register 2 — Polarity Inversion Register

bit	N7	N6	N5	N4	N3	N2	N1	N0
default	1	1	1	1	0	0	0	0

This register enables polarity inversion of pins defined as inputs by register 3. If a bit in this register is set (written with '1'), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a '0'), the corresponding port pin's original polarity is retained.

#### Register 3 — Configuration Register

bit	C7	C6	C5	C4	C3	C2	C1	C0
default	1	1	1	1	1	1	1	1

This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output.

#### RESET


#### **Power-on Reset**

When power is applied to V<sub>DD</sub>, an internal power-on reset holds the PCA9556 in a reset state until V<sub>DD</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the PCA9556 registers and SMBus state machine will initialize to their default states.

#### **External Reset**

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin low for a minimum of  $T_{W}$ . The PCA9556 registers and SMBus/I<sup>2</sup>C state machine will be held in their default state until the  $\overline{\text{RESET}}$  input is once again high. This input typically requires a pull-up to 3.3 V V<sub>CC</sub>.


#### SIMPLIFIED SCHEMATIC OF I/O0




NOTE: On power-up or reset, all registers return to default values.

Figure 4. Simplified schematic of I/O0

#### SIMPLIFIED SCHEMATIC OF I/O1 TO I/O7





#### Figure 5. Simplified schematic of I/O1 to I/O7

#### **SMBus Address**




Figure 6. PCA9556 address

#### **SMBus Transactions**

Data is transmitted to the PCA9556 registers using Write Byte transfers (see Figures 7 and 8). Data is read from the PCA9556 registers using Read and Receive Byte transfers (see Figures 9 and 10).




Figure 7. WRITE to output port register via Write Byte Protocol




Figure 8. WRITE to I/O configuration or polarity inversion registers via Write Byte Protocol





Figure 9. READ from register via Read byte protocol



#### NOTES:

- 1. This figure assumes the command byte has previously been programmed with 00h.
- 2. Transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.

#### Figure 10. READ input port register via Receive byte protocol

### Product data

### Product data

PCA9556

#### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage		-0.5	+6	V
VI	Input voltage		V <sub>SS</sub> – 0.5	V <sub>DD</sub> + 0.5	V
lı	DC input current		-	± 20	mA
V <sub>I/O</sub>	DC voltage on an I/O as an input other than I/O0		V <sub>SS</sub> – 0.5	V <sub>DD</sub> + 0.5	V
V <sub>I/O0</sub>	DC voltage on I/O0 as an input		$V_{SS} - 0.5$	4.6	V
			—	+400	μΑ
I <sub>I/O0</sub>	DC input current on I/O0		-	-20	mA
I <sub>I/O</sub>	DC output current on an I/O		—	± 20	mA
P <sub>tot</sub>	Total power dissipation		-	—	mW
Po	Power dissipation per output		_	_	mW
T <sub>stg</sub>	Storage temperature range		-65	+150	°C
T <sub>amb</sub>	Operating ambient temperature		-40	+85	°C

#### HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".

#### Product data

# Octal SMBus and I<sup>2</sup>C registered interface

### PCA9556

#### **DC CHARACTERISTICS**

 $V_{DD}$  = 3.0 to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = –40 to +85 °C; unless otherwise specified.


CVMDOI	DADAMETED	CONDITIONS		<sub>DD</sub> = 3.3	V	$V_{DD} = 5 V$			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Supplies	-	-							
V <sub>DD</sub>	Supply voltage		3.0	-	3.6	4.5	—	5.5	V
I <sub>DD</sub>	Supply current	Operating mode; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	_	300	425	_	1100	1500	μA
I <sub>stb</sub>	Standby current	Standby mode; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 0$ kHz	_	25	50	-	65	100	μΑ
V <sub>POR</sub>	Power-on reset voltage	$V_{DD}$ = 3.3 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS;</sub> note 1	-	1.3	2.4	-	1.3	2.4	V
Input SCL;	input/output SDA	-				-			
V <sub>IL</sub>	LOW level input voltage		-0.5	—	0.8	-0.5	—	0.8	V
VIH	HIGH level input voltage		2.1	—	5.5	2.1	—	5.5	V
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	3	-	-	3	—	-	mA
١L	Leakage current	$V_{I} = V_{DD} = V_{SS}$	-1	-	+1	-1	—	+1	μΑ
CI	Input capacitance	$V_{I} = V_{SS}$	—	- 1	10	- 1	—	10	pF
l/Os	-				-	-		-	
VIL	LOW level input voltage		-0.5	-	0.8	-0.5	—	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	V <sub>DD</sub> + 0.5	2.0	_	V <sub>DD</sub> + 0.5	V
I <sub>IHL(max)</sub>	Maximum allowed input current through protection diode (I/O1 – I/O7)	$V_{I} \geq V_{DD} \text{ or } V_{I} \leq V_{SS}$	—	_	±400	—	-	±400	μΑ
I <sub>OL</sub>	LOW level output current	$V_{OL} = 0.55 \text{ V}; V_{DD} = 3.3 \text{ V};$ note 2	8	10	-	8	10	-	mA
	HIGH level output current except I/O0	$V_{OH} = 2.4 \text{ V}; V_{DD} = 3.3 \text{ V};$ note 3	4	_	-	4		-	mA
I <sub>OH</sub>		$V_{DD} = 3.6 \text{ V}; V_{OH} = 4.6 \text{ V}$	—	—	1	—	—	1	μA
HIGH level output current on I/O0		V <sub>DD</sub> = 0 V; V <sub>OH</sub> = 3.3 V	—	—	1	—	—	1	μΑ
١L	Input leakage current	$V_{DD}$ = 3.6 V; $V_{I}$ = 0 or $V_{DD}$	-1	—	1	-1	—	1	μΑ
CI	Input capacitance		—	—	10	—	—	10	pF
CO	Output capacitance		—	—	10	—	—	10	pF
Select Inpu	its A0, A1, A2, and RESET								
V <sub>IL</sub>	LOW level input voltage		-0.5	—	0.8	-0.5	—	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	V <sub>DD</sub> + 0.5	2.0	_	V <sub>DD</sub> + 0.5	V
ILI	Input leakage current		-1	_	1	-1	_	1	μA

NOTES:

The power-on reset circuit resets the SMBus logic with V<sub>DD</sub> < V<sub>POR</sub> and sets all I/Os to their default values.
The maximum total sink current must be limited to 54 mA at +85 °C, and 80 mA at +70 °C.
The maximum total source current must be limited to 54 mA at +85 °C, and 80 mA at +70 °C.

### AC SPECIFICATIONS

SYMDOL	DADAMETED	LIM		
SYMBOL	PARAMETER	MIN	MAX	UNITS
f <sub>SBM</sub>	SMB operating frequency	10	100	KHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	4.7	—	μs
t <sub>HO:STA</sub>	Hold time after (repeated) start condition	4.0	—	μs
t <sub>SU:STA</sub>	Repeated start condition setup time	4.7	-	μs
t <sub>HO:DAT</sub>	Data hold time	300	—	ns
t <sub>SU:DAT</sub>	Data setup time	250	—	ns
t <sub>LOW</sub>	Clock LOW period	4.7	—	μs
t <sub>HIGH</sub>	Clock HIGH period	4.0	—	μs
t <sub>F</sub>	Clock/Data fall time	-	300	ns
t <sub>R</sub>	Clock/Data rise time	-	1000	ns
Port Timing		-		
t <sub>PV</sub>	Output data valid	_	4	μs
t <sub>PS</sub>	Input data setup time	0	—	μs
t <sub>PH</sub>	Input data hold time		—	μs
Reset		-	-	-
t <sub>W</sub>	Reset pulse width	2	_	ns



# |2 |-|BUS

Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Philips

Semiconductors

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 03-02

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 09609

Let's make things better.





# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP: PCA9556PW,112 PCA9556PW,118